

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/058,708	01/28/2002	Kay Hellig	1458.TT4978	7368	
34456	7590 04/23/2004		EXAMINER		
TOLER & LARSON & ABEL L.L.P. 5000 PLAZA ON THE LAKE STE 265			LEBENTRITT, MICHAEL		
AUSTIN, TX 78746			ART UNIT	PAPER NUMBER	
			2824	2824	

DATE MAILED: 04/23/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Comment	10/058,708	HELLIG ET AL.				
Office Action Summary	Examiner	Art Unit				
	Michael S. Lebentritt	2824				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days fill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on <u>RCE</u>	<u>3/3/04</u> .					
2a) This action is FINAL . 2b) ⊠ This	action is non-final.					
·	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) Claim(s) 1-32 is/are pending in the application. 4a) Of the above claim(s) is/are withdrav 5) Claim(s) is/are allowed. 6) Claim(s) 1-32 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or						
_						
9) The specification is objected to by the Examiner 10) The drawing(s) filed on 28 January 2002 is/are: Applicant may not request that any objection to the objected to by the Examiner 11) The oath or declaration is objected to by the Examiner	a) accepted or b) objected drawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list of	s have been received. s have been received in Application ity documents have been received (PCT Rule 17.2(a)).	on No ed in this National Stage				
	s deranda deplet not receive	.				
Attachment(s) 1) ☑ Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)				
2) Notice of Neterences Gled (F10-032) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/Mail Da					

Application/Control Number: 10/058,708

Art Unit: 2824

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1,7,8,19,25,26,and 32 are rejected under 35 U.S.C. 102(b) as being anticipated by Long et al, US Patent 6,153,534.

Long discloses forming a gate structure (214) on a substrate (204); forming a dielectric spacer layer (250) over the semiconductor substrate; and etching said dielectric spacer layer without the use of a sacrificial forming spacer, to from L-shape spacers. (figure 7a). Further wherein etching said dielectric spacer layer includes anisotropically etching said dielectric spacer layer to form L- shaped spacers, said L-shaped spacers having vertical portions varying in thickness and horizontal portions varying in thickness. Also: wherein said and horizontal portion of the L-shaped spacers having bulging profiles varying gradually in thickness from a maximum thickness immediately adjacent the vertical portion of the L-shaped spacer to a portion of the L-shaped spacer, wherein the

horizontal portion varies gradually to provide for an average thickness of the L-shaped portion that is 50 to 85 percent of the maximum thickness. In regards to claim 19, long disclose providing a substrate (204) having a gate structure (214) formed thereon; forming a dielectric spacer layer (250) over the semiconductor substrate having an exposed surface portion adjacent the gate structure; and etching said exposed surface portion of the dielectric spacer layer to form L-shaped spacers (Figure 7a). In regards to claim 32, providing a substrate (204) having a gate structure (214) formed thereon, forming a dielectric spacer layer (250) over the semiconductor substrate; and etching said dielectric spacer layer, prior to forming any layer overlying the dielectric layer, to form L-shaped spacers. Please see discussion on column 5, line 25 to 6, line 25.

Claims 1,7,8,19,25,26,and 32 are rejected under 35 U.S.C. 102(e) as being anticipated by Xiang et al, US Patent 6,200,863.

Xiang discloses forming a gate structure (20) on a substrate (16); forming a dielectric spacer layer (24) over the semiconductor substrate; and etching said dielectric spacer layer without the use of a sacrificial forming spacer, to from L-shape spacers. (figure 4). Further wherein etching said dielectric spacer layer includes anisotropically etching said dielectric spacer layer to form L- shaped spacers, said L-shaped spacers having vertical portions varying in thickness and horizontal portions varying in thickness. Also: wherein said and horizontal portion of the L-shaped spacers having bulging profiles varying gradually in thickness from a maximum thickness immediately adjacent the vertical portion of the L-shaped spacer to a portion of the L-shaped spacer furthers from the vertical-portion of the L-shaped spacer, wherein the horizontal portion varies

Page 4

Art Unit: 2824

gradually to provide for an average thickness of the L-shaped portion that is 50 to 85 percent of the maximum thickness. In regards to claim 19, long disclose providing a substrate (16) having a gate structure (20) formed thereon; forming a dielectric spacer layer (24) over the semiconductor substrate having an exposed surface portion adjacent the gate structure; and etching said exposed surface portion of the dielectric spacer layer to form L-shaped spacers (Figure 7a). In regards to claim 32, providing a substrate (16) having a gate structure (20) formed thereon, forming a dielectric spacer layer (24) over the semiconductor substrate; and etching said dielectric spacer layer, prior to forming any layer overlying the dielectric layer, to form L-shaped spacers.

Please see discussion on column 5, line 25 to 6, line 25.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 2,3,4,5,18, and 20,21,22,23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Long et al as applied to claims 1,7,8,19,25,26,and 32 above, and further in view of Haskell, US Patent 4,818,714.

Long is applied supra but lacks the anticipation of forming a liner oxide over said gate structure and wherein said dielectric spacer layer comprises a nitride layer. Long teaches forming an Anti Reflective Coating (ARC) comprising silicon oxynitride (216) over said gate structure (214) and forming a spacer dielectric comprising silicon oxide.

Art Unit: 2824

Haskell disclose forming a spacer dielectric layer comprising silicon nitride (60) over a liner oxide (50) on said gate structure (30). See figure 4 and 5 and discussion on column 8, line 40 to line 62. In regards to thickness ranges, these values would be optimized through routine experimentation and would not lend themselves to patentability in the instant application, without displaying unexpected results. In view of this disclosure it would have been obvious to one of ordinary skill in the art at the time of invention to form a liner oxide and dielectric spacer layer, wherein said dielectric spacer layer comprises a nitride layer as taught by Haskell, in view of the primary reference of Long, because the liner oxide and dielectric spacer layer provide an excellent conformal passivation layer for said gate structure.

Claims 2,3,4,5,18, and 20,21,22,23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Xiang et al as applied to claims 1,7,8,19,25,26,and 32 above, and further in view of Haskell, US Patent 4,818,714.

Xiang is applied supra but lacks the anticipation of forming a liner oxide over said gate structure and wherein said dielectric spacer layer comprises a nitride layer. Xiang teaches forming an Anti Reflective Coating (ARC) comprising silicon oxynitride (22) over said gate structure (20) and forming a spacer dielectric comprising silicon oxide. Haskell disclose forming a spacer dielectric layer comprising silicon nitride (60) over a liner oxide (50) on said gate structure (30). See figure 4 and 5 and discussion on column 8, line 40 to line 62. In regards to thickness ranges, these values would be optimized through routine experimentation and would not lend themselves to patentability in the instant application, without displaying unexpected results. In view of this disclosure it

Application/Control Number: 10/058,708

Art Unit: 2824

would have been obvious to one of ordinary skill in the art at the time of invention to form a liner oxide and dielectric spacer layer, wherein said dielectric spacer layer comprises a nitride layer as taught by Haskell, in view of the primary reference of Xiang, because the liner oxide and dielectric spacer layer provide an excellent conformal passivation layer for said gate structure.

Claims 9-13 and 27-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Long et al as applied to claims 1,7,8,19,25,26,and 32 above, and further in view of Nishizawa, US Patent 6,613,686.

Long is applied supra but lacks the anticipation of etching said dielectric spacer layer with a chemistry combination of CH3F and O2 with an inert gas. Nishizawa teaches etching silicon nitride using CH3F and O2 with an inert gas. In regards to parameter ranges, these values would be optimized through routine experimentation and would not lend themselves to patentability in the instant application, without displaying unexpected results. See figures 2 and 4 and discussion on column 6, line 30 to column 7, line 50. In view of this disclosure it would have been obvious to one or ordinary skill in the art at the time of invention to etch said dielectric spacer layer using an etch chemistry of CH3F and O2 with an inert gas as taught by Nishizawa, in view of the primary reference of Long, because the etch chemistry provides an excellent selectivity ratio for silicon nitride.

Claims 9-13 and 27-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Xiang et al as applied to claims 1,7,8,19,25,26,and 32 above, and further in view of Nishizawa, US Patent 6,613,686.

Application/Control Number: 10/058,708

Art Unit: 2824

Xiang is applied supra but lacks the anticipation of etching said dielectric spacer layer with a chemistry combination of CH3F and O2 with an inert gas. Nishizawa teaches etching silicon nitride using CH3F and O2 with an inert gas. See figures 2 and 4 and discussion on column 6, line 30 to column 7, line 50. In regards to parameter ranges, these values would be optimized through routine experimentation and would not lend themselves to patentability in the instant application, without displaying unexpected results. In view of this disclosure it would have been obvious to one or ordinary skill in the art at the time of invention to etch said dielectric spacer layer using an etch chemistry of CH3F and O2 with an inert gas as taught by Nishizawa, in view of the primary reference of Xiang, because the etch chemistry provides an excellent selectivity ratio for silicon nitride.

Claims 6 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Long et al as applied to claims 1,7,8,19,25,26,and 32 above, and further in view of Verma, US Patent 5,716,880.

Long is applied supra but lacks the anticipation of wherein said dielectric spacer layer comprises a silicon oxynitride layer. Verma discloses wherein spacers (24a-q) made be made from a variety of materials including silicon oxide, silicon nitride and silicon oxynitride. See column 9, line 35 to 65. In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time of invention to from said spacer dielectric comprising silicon oxynitride as taught by Verma, in view of the primary reference of Long, because the spacer dielectric materials silicon oxide, silicon nitride and silicon oxynitride are interchangeably used in semiconductor fabrication.

Art Unit: 2824

Claims 6 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Xiang et al as applied to claims 1,7,8,19,25,26,and 32 above, and further in view of Verma, US Patent 5,716,880.

Xiang is applied supra but lacks the anticipation of wherein said dielectric spacer layer comprises a silicon oxynitride layer. Verma discloses wherein spacers (24a-g) made be made from a variety of materials including silicon oxide, silicon nitride and silicon oxynitride. See column 9, line 35 to 65. In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time of invention to from said spacer dielectric comprising silicon oxynitride as taught by Verma, in view of the primary reference of Xiang, because the spacer dielectric materials silicon oxide, silicon nitride and silicon oxynitride are interchangeably used in semiconductor fabrication.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael S. Lebentritt whose telephone number is 571-272-1873. The examiner can normally be reached on 5/4/9.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on 571-272-1869. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2824

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Michael S. Lebentritt Primary Examiner Art Unit 2824
